


# 16.1" H97M Block Diagram





**Quanta Computer Inc.**

Size

Document Number

Rev

3A

## INDEX


Date: Monday, April 06, 2020

Sheet 2 of 60




HDMI



DP







DDPB\_CTRLDATA/ GPP\_E19  
Display Port B Detected  
This signal has a weak internal pull-down.  
0 = Port B is not detected. (Default)  
1 = Port B is detected.




DDPC\_CTRLDATA/ GPP\_E21  
This signal has a weak internal pull-down.  
0 = Port C is not detected. (Default)  
1 = Port C is detected.




DISP\_RCOMP signals should be shorted near balls  
and routed with typical impedance <20 mohms



Reserve EDP\_HPD opposites circuit!




Place near CPU




## WHL ULT Processor (DDR4) (Non-Interleaved)

## WHL ULT Processor (MEM-A)












## WHL ULT Processor (MEM-B)




www.teknisi-indonesia.com

## PCH Pull-high/low(CLG)



+VCC\_CORE [8,47]  
+VCCSTG [3,7]  
+VCCSTPLL [3,7,46,51]



+VCC\_CORE 70A

U20L

AN9

AN10

AN24

AN26

AN27

AP2

AP9

AP24

AP25

AR5

AR6

AR7

AR8

AR10

AR25

AR27

AT9

AT24

AT25

AU5

AU6

AU7

AU8

AU9

AU24

AU25

AU26

AU27

AV2

AV5

AV7

AV10

AV27

AW5

AW6

AW7

AW8

AW9

AW10

BB9

BC24

AY9

BB24

RSVD3

RSVD4

RSVD1

RSVD2

VCCORE5

VCCORE1

VCCORE2

VCCORE3

VCCORE4

VCCORE6

VCCORE9

VCCORE7

VCCORE8

VCCORE13

VCCORE14

VCCORE15

VCCORE16

VCCORE10

VCCORE11

VCCORE12

VCCORE19

VCCORE17

VCCORE18

VCCORE24

VCCORE25

VCCORE26

VCCORE27

VCCORE28

VCCORE20

VCCORE21

VCCORE22

VCCORE23

VCCORE30

VCCORE32

VCCORE33

VCCORE29

VCCORE31

VCCORE39

VCCORE40

VCCORE41

VCCORE42

VCCORE43

VCCORE34

VCCORE35

VCCORE36

VCCORE37

VCCORE38

VCCORE44

VCCORE45

VCCORE46

VCCORE47

VCCORE51

VCCORE52

VCCORE56

VCCORE57

VCCORE58

VCCORE59

VCCORE53

VCCORE54

VCCORE55

VCCORE56

VCCORE57

VCCORE58

VCCORE59

VCCORE53

VCCORE54

VCCORE55

VCCORE56

VCCORE57

VCCORE58

VCCORE59

VCCORE53

VCCORE54

VCCORE55

VCCORE56

VCCORE57

VCCORE58

VCCORE59

VCCORE53

VCCORE54

VCCORE55

VCCORE56

VCCORE57

VCCORE58

VCCORE59

VCCORE53

VCCORE54

VCCORE55

VCCORE56

VCCORE57

VCCORE58

VCCORE59

VCCORE53

VCCORE54

VCCORE55

VCCORE56

VCCORE57

VCCORE58

VCCORE59

VCCORE53

VCCORE54

VCCORE55

VCCORE56

VCCORE57

VCCORE58

VCCORE59

VCCORE53

VCCORE54

VCCORE55

VCCORE56

VCCORE57

VCCORE58

VCCORE59

VCCORE53

VCCORE54

VCCORE55

VCCORE56

VCCORE57

VCCORE58

VCCORE59

VCCORE53

VCCORE54

VCCORE55

VCCORE56

VCCORE57

VCCORE58

VCCORE59

VCCORE53

VCCORE54

VCCORE55

VCCORE56

VCCORE57

VCCORE58

VCCORE59

VCCORE53

VCCORE54

VCCORE55

VCCORE56

VCCORE57

VCCORE58

VCCORE59

VCCORE53

VCCORE54

VCCORE55

VCCORE56

VCCORE57

VCCORE58

VCCORE59

VCCORE53

VCCORE54

VCCORE55

VCCORE56

VCCORE57

VCCORE58

VCCORE59

VCCORE53

VCCORE54

VCCORE55

VCCORE56

VCCORE57

VCCORE58

VCCORE59

VCCORE53

VCCORE54

VCCORE55

VCCORE56

VCCORE57

VCCORE58

VCCORE59

VCCORE53

VCCORE54

VCCORE55

VCCORE56

VCCORE57

VCCORE58

VCCORE59

VCCORE53

VCCORE54

VCCORE55

VCCORE56

VCCORE57

VCCORE58

VCCORE59

VCCORE53

VCCORE54

VCCORE55

VCCORE56

VCCORE57

VCCORE58

VCCORE59

VCCORE53

VCCORE54

VCCORE55

VCCORE56

VCCORE57

VCCORE58

VCCORE59

VCCORE53

VCCORE54

VCCORE55

VCCORE56

VCCORE57

VCCORE58

VCCORE59

VCCORE53

VCCORE54

VCCORE55

VCCORE56

VCCORE57

VCCORE58

VCCORE59

VCCORE53

VCCORE54

VCCORE55

VCCORE56

VCCORE57

VCCORE58

VCCORE59

VCCORE53

VCCORE54

VCCORE55

VCCORE56

VCCORE57

VCCORE58

VCCORE59

VCCORE53

VCCORE54

VCCORE55

VCCORE56

VCCORE57

VCCORE58

VCCORE59

VCCORE53

VCCORE54

VCCORE55

VCCORE56

VCCORE57

VCCORE58

VCCORE59

VCCORE53

VCCORE54

VCCORE55

VCCORE56

VCCORE57

VCCORE58

VCCORE59

VCCORE53

VCCORE54

VCCORE55

VCCORE56

VCCORE57

VCCORE58

VCCORE59

VCCORE53

VCCORE54

VCCORE55

VCCORE56

VCCORE57

VCCORE58

VCCORE59

VCCORE53

VCCORE54

VCCORE55

VCCORE56

VCCORE57

VCCORE58

VCCORE59

VCCORE53

VCCORE54

VCCORE55

VCCORE56

VCCORE57

VCCORE58

VCCORE59

VCCORE53

VCCORE54

VCCORE55

VCCORE56

VCCORE57

VCCORE58

VCCORE59

VCCORE53

VCCORE54

VCCORE55

VCCORE56

VCCORE57

VCCORE58

VCCORE59

VCCORE53

VCCORE54


VCCORE55

VCCORE56


VCCORE57

VCCORE58




VCCORE59



Power Rail	Description	Control
V <sub>CC</sub>	Processor IA Cores Power Rail	SVID
V <sub>CCGT</sub>	Processor Graphics Power Rails	SVID
V <sub>CCGTx</sub>	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
V <sub>CCSA</sub>	System Agent Power Rail	SVID/Fixed (SKU dependent)
V <sub>CCIO</sub>	IO Power Rail	Fixed
V <sub>CCST</sub>	Sustain Power Rail	Fixed
V <sub>CCPLL</sub>	Processor PLLs power rail	Fixed
V <sub>DDQ</sub>	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
V <sub>CCOPC</sub>	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V <sub>CCOPC_1P8</sub>	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V <sub>CCEOPIO</sub>	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed








Quanta Computer Inc.

PROJECT : H97M

Size	Document Number	Rev
	CML-U 7/15 (GND)	3A
Date:	Monday, April 06, 2020	Sheet 9 of 60



**Processor Strapping** The CFG signals have a default value of '1' if not terminated on the board.

	1	0	Circuit
CFG3 (Physical Debug Enable) DFX_Privacy	Disable:	Enable: Set DFX Enable in DFX interface MSR	
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP	



**Quanta Computer Inc.**

**PROJECT : H97M**

Size Document Number





**CML-U 8/15 (RSV)**

Rev



3A

Date: Monday, April 06, 2020 Sheet 10 of 60


+3.3V\_RUN [3,5,12,13,14,16,19,22,24,25,26,28,35,36,37,40,46,48,49,51,52]  
+3.3V\_SUS [3,4,5,12,13,14,15,16,26,28,33,36,39,40,44,45,51]




5



EMI(near PCH)





## SMBus/Pull-up(CLG)




www.teknisi-indonesia.com

Vender	Size	P/N
MXIC	16MB	(MX25L12873GM2I-08GH)
Winbond	16MB	AKE3DF-KN01(W25Q128JVSIIQ)
Socket		DG008000011


## EC side



## PCH SPI ROM(CLG)







## USB3.0 Type C\_A

## USB3.0 Conn.

## USB3.0 Conn. DB\_1

## USB3.0 Conn. DB\_2

## USB3.0 Type C\_A

## USB3.0 Conn.

## USB3.0 Conn. DB\_1

## USB3.0 Conn. DB\_2

## Camera

## BT

If OTG is not implemented on the platform,  
then USB2\_ID and USB2\_VBUSSENSE should both  
be connected to ground.

PCI-E Port Mapping Table

Port	Function	CLK RQ Port	Function
1	USB3 #1/PCIe #1	Type C	Type C
2	USB3 #2/PCIe #2		USB3 Conn.
3	USB3 #3/PCIe #3		USB3 Conn.
4	USB3 #4/PCIe #4		USB3 Conn.
5	USB3 #5/PCIe #5		NC
6	USB3 #6/PCIe #6		NC
7	PCIe #7		NC
8	PCIe #8		NC
9	PCIe #9		NC
10	PCIe #10		NC
11	PCIe #11/SATA #0		NC
12	PCIe #12/SATA #1A		NC
13	PCIe #13		NC
14	PCIe #14		NC
15	PCIe #15/SATA #1B		NC
16	PCIe #16/SATA #2		HDD

USB2.0 Overcurrent Pin Default Usage



Pin	Default Port Mapping
USB_OC0#	Port 1
USB_OC1#	Port 2
USB_OC2#	Port 3
USB_OC3#	

SATA DEVSLP[2:0] PIN

Pin	Default Port Mapping
DEVSLP0	DEVSLP Port0
DEVSLP1	DEVSLP Port1 (SSD)
DEVSLP2	DEVSLP Port2



USB2.0 Port Mapping Table

USB2.0	Function
PORT-1	USB3.0 Type C
PORT-2	With USB3.0 Conn.
PORT-3	USB3.0 Conn. DB_1
PORT-4	USB3.0 Conn. DB_2
PORT-5	NC
PORT-6	Camera
PORT-7	NC
PORT-8	NC
PORT-9	NC
PORT-10	BT







# Functional Strap Definitions




**No Boot:**  
The signal has a weak internal pull-down.  
0 = Enable security measures defined in the Flash Descriptor.  
1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY. This function is useful when running ITP/XDP.




**No Boot:**  
The signal has a weak internal pull-down.  
0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality).  
1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS and Intel SBA (Small Business Advantage) with TLS.



**No Boot:**  
The signal has a weak internal pull-down.  
0 = Disable No Reboot mode.  
1 = Enable No Reboot mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.





**No Boot:**  
The signal has a weak internal pull-down. This field determines the destination of accesses to the BIOS memory range. Also controllable using Boot BIOS Destination bit (Chipset Configuration Registers: Offset 3410h:Bit 10). This strap is used in conjunction with Boot BIOS Destination Selection 0 strap.  
Bit 10      Boot BIOS Destination  
0              SPI  
1              LPC




**No Boot:**  
The signal has a weak internal pull-down.  
0 = LPC is selected for EC.  
1 = eSPI is selected for EC.









FBVDDQ + FBVDD = 3.116A





- [23] VMA\_DQ[63:0] VMA\_DQ[63:0]
- [23] FBA\_CMD[31:0] FBA\_CMD[31:0]
- [23] FBA\_DB[7:0] FBA\_DB[7:0]
- [23] FBA\_EDC[7:0] FBA\_EDC[7:0]





- FBA\_CMD0 C27 FBA\_CMD0
- FBA\_CMD1 C26 FBA\_CMD1
- FBA\_CMD2 E24 FBA\_CMD2
- FBA\_CMD3 F24 FBA\_CMD3
- FBA\_CMD4 D27 FBA\_CMD4
- FBA\_CMD5 D26 FBA\_CMD5
- FBA\_CMD6 F25 FBA\_CMD6
- FBA\_CMD7 F26 FBA\_CMD7
- FBA\_CMD8 F23 FBA\_CMD8
- FBA\_CMD9 G22 FBA\_CMD9
- FBA\_CMD10 G23 FBA\_CMD10
- FBA\_CMD11 G24 FBA\_CMD11
- FBA\_CMD12 F27 FBA\_CMD12
- FBA\_CMD13 G25 FBA\_CMD13
- FBA\_CMD14 G27 FBA\_CMD14
- FBA\_CMD15 G26 FBA\_CMD15
- FBA\_CMD16 M24 FBA\_CMD16
- FBA\_CMD17 M23 FBA\_CMD17
- FBA\_CMD18 K24 FBA\_CMD18
- FBA\_CMD19 K23 FBA\_CMD19
- FBA\_CMD20 M27 FBA\_CMD20
- FBA\_CMD21 M26 FBA\_CMD21
- FBA\_CMD22 M25 FBA\_CMD22
- FBA\_CMD23 K26 FBA\_CMD23
- FBA\_CMD24 K22 FBA\_CMD24
- FBA\_CMD25 J23 FBA\_CMD25
- FBA\_CMD26 J25 FBA\_CMD26
- FBA\_CMD27 J24 FBA\_CMD27
- FBA\_CMD28 K27 FBA\_CMD28
- FBA\_CMD29 K25 FBA\_CMD29
- FBA\_CMD30 J27 FBA\_CMD30
- FBA\_CMD31 J26 FBA\_CMD31

- D19 FBA\_DBG0
- D14 FBA\_DBG1
- C17 FBA\_DBG2
- C22 FBA\_DBG3
- F24 FBA\_DBG4
- W24 FBA\_DBG5
- AA25 FBA\_DBG6
- U25 FBA\_DBG7


- E19 FBA\_EDC0
- C15 FBA\_EDC1
- E16 FBA\_EDC2
- B22 FBA\_EDC3
- R25 FBA\_EDC4
- W23 FBA\_EDC5
- AB26 FBA\_EDC6
- I26 FBA\_EDC7

- F19 FBA\_WCK0
- C14 FBA\_WCK1
- A16 FBA\_WCK2
- A22 FBA\_WCK3
- P25 FBA\_WCK4
- W22 FBA\_WCK5
- AB27 FBA\_WCK6
- I27 FBA\_WCK7








PLLVD = 38mA




SP\_PLLVDD = 17mA






### Overt temp ckt for NVVDD and NVVDDS



## N17 Strap setting


ROM_S1	=	Stuff 100K Pull Up	CS41002J820
ROM_S0	=	Stuff 100K Pull Up	CS41002J820
ROM_SCLK	=	Stuff 100K Pull Up and 100K Pull Do	
STRAP1	=	VRAM TABLE	
STRAP2	=	VRAM TABLE	
STRAP3	=	VRAM TABLE	
STRAP4	=	Stuff 100K Pull Down	CS41002J820
STRAP5	=	Stuff 100K Pull Down	CS41002J820
STRAP6	=	Stuff 100K Pull Down	CS41002J820



Memory Density	Config.	Vendor	V'PN	Die Revisoin	Strap
8Gb	256Mx32	MICRON	MT51J256M32HF-80:B	B-die	0x9
		HYNIX	H5GC8H24AJR-R2C	A-die	0xA
		SAMSUNG	K4G80325FC-HC25	C-die	0xB

Table 5.3 RAMCFG

Strap Pins see Note			RAMCFG Setting Number
STRAP2	STRAP1	STRAP0	(see Memory RVL for memory configs corresponding to these numbers)
L	L	L	0 (0x0000)
L	L	H	1 (0x0001)
L	H	L	2 (0x0002)
L	H	H	3 (0x0003)
H	L	L	4 (0x0004)
H	L	H	5 (0x0005)
H	H	L	6 (0x0006)
H	H	H	7 (0x0007)
L	L	M	8 (0x0008)
L	M	L	9 (0x0009)
L	M	H	10 (0x000A)
L	H	M	11 (0x000B)
M	L	L	12 (0x000C)
M	L	H	13 (0x000D)





MF=0 Non-mirrored

MF=0 Non-mirrored

QD24~31

QD16~23

QD8~15


QD0~7

QD56~63


QD48~55

QD40~47


QD32~39




eDP/TS CONN(LDS)




	TOUCH_ID#
Touch	High
Non Touch	Low




Touch screen I2C/I/F




Backlight Control(LDS)




Backlight Enable(LDS)




TOUCH Panel POWER




CAMERA POWER




+LCD\_VCC PWR(LDS)



+LED\_BL PWR(LDS)




80mil






HDMI


+3.3V\_RUN [3,5,11,12,13,14,16,19,22,24,26,28,35,36,37,40,46,48,49,51,52]  
+5V\_RUN [26,28,37,48,49,50,51,52]



HDMI Conn.(HDM)






HDMI\_HPD spec VinH\_min=2.0V







$$IB = (5V - 0.7V) / (150K + (70+1) 5.1K) = 8.4\mu A$$
$$IE = (1+70) \times 8.4\mu A = 596.4\mu A$$
$$VE = 596.4\mu A \times 5.1K = 3.04V$$
$$B = 70$$

HDMI HPD




ESD Function for HDMI





### SATA HDD Connector 20pin(HDD)



www.teknisi-indonesia.com

**CN12**

**NGFF**

Pin	Function
GND_1	3.3Vaux_1
USB_D+	3.3Vaux_2
USB_D-	LED#1
GND_2	PCM_CLK
WR_D1N	PCM_SYNC
WR_D1P	PCM_IN
GND_14	PCM_OUT
WR_D0N	LED#2
WR_D0P	GND_11
GND_15	UART_RSP
WR_CLKN	CNV_BRI_RSP
WR_CLKP	






**+3.3V WLAN**

2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22

**CN**

**MC**

**CN**





**USB3.0/2.0 COMBO**

The schematic diagram illustrates the USB3.0/2.0 COMBO circuit, including power regulation, signal routing, and ESD protection.

**Power Regulation:** The circuit starts with a +5V\_ALW input, which is filtered by capacitors C602 (10u/16V\_6\_H) and C607 (0.1u/25V\_2\_H). This feeds the IN pin of the AP2552 voltage regulator (U15). The regulator's output (OUT) provides +USB3\_SIDE2\_PWR. The regulator's FAULT# pin is connected to a 10K resistor (R38) and the ILIM pin. The EN# pin is connected to the USB\_PWR\_EN# signal. The PAD pin is connected to ground (GND).

**Signal Routing:** The USB20\_N2\_3.0\_CN and USB20\_P2\_3.0\_CN signals are connected to the EL21 connector. The USB3\_RX\_N\_2 and USB3\_RX\_P\_2 signals are connected to the EL10 connector. The USB3\_TX\_N\_2 and USB3\_TX\_P\_2 signals are connected to the EL9 connector. The USB\_SS+\_RXN2\_CN, USB\_SS+\_RXP2\_CN, USB\_SS+\_TXN2\_CN, and USB\_SS+\_TXP2\_CN signals are connected to the EL9 connector.

**ESD Protection:** The circuit includes ESD protection diodes (ED11, ED27, ED26) connected to the USB20\_P2\_3.0\_CN, USB20\_N2\_3.0\_CN, and USB3\_TX\_N\_2 signals. The ESD5311N-2/TR diodes are connected to the USB\_SS+\_RXN2\_CN, USB\_SS+\_RXP2\_CN, and USB\_SS+\_TXN2\_CN signals.

**ESD Function for USB3.0:** The ESD5344D-10/TR diode is connected to the USB\_SS+\_RXN2\_CN, USB\_SS+\_RXP2\_CN, and USB\_SS+\_TXN2\_CN signals. The diode's GND1 pin is connected to ground (GND1). The diode's NC1, NC2, NC3, and NC4 pins are connected to the USB\_SS+\_TXP2\_CN, USB\_SS+\_RXN2\_CN, USB\_SS+\_RXP2\_CN, and USB\_SS+\_TXN2\_CN signals, respectively.




**Component Values:**

- EC30: 68p/25V\_2\_H
- C66: 10u/16V\_6\_H
- C50: 0.1u/25V\_2\_H
- C56: 150p/25V\_2\_H
- C602: 10u/16V\_6\_H
- C607: 0.1u/25V\_2\_H
- R38: 10K
- ED11: ESD54151N-2/TR
- ED27: ESD5311N-2/TR
- ED26: ESD5311N-2/TR
- EL21: DLP11SN900HL2L
- EL10: DLW21HN900HQ2L
- EL9: DLW21HN900HQ2L
- U15: AP2552
- ED13: ESD5344D-10/TR

**ESD Function for USB3.0:**

Need closed to CNN

Signal	Pin	Function
USB_SS+_RXN2_CN	1	NC4
USB_SS+_RXP2_CN	2	NC3
USB_SS+_TXN2_CN	4	NC2
USB_SS+_TXP2_CN	5	NC1
GND1	3	GND1
USB_SS+_RXN2_CN	10	USB_SS+_RXN2_CN
USB_SS+_RXP2_CN	9	USB_SS+_RXP2_CN
USB_SS+_TXN2_CN	7	USB_SS+_TXN2_CN
USB_SS+_TXP2_CN	6	USB_SS+_TXP2_CN

[illegible]

**USB3.0/2.0 COMBO**


The schematic diagram illustrates the USB3.0/2.0 COMBO circuit, including power regulation, signal routing, and ESD protection.

**Power Regulation:** The +5V\_ALW input is connected to a 10u/16V\_6\_H capacitor (C602) and a 0.1u/25V\_2\_H capacitor (C607). The output of the regulator (U15) is connected to the +USB3\_SIDE2\_PWR line. The regulator's IN pin is connected to the +5V\_ALW input, and its OUT pin is connected to the +USB3\_SIDE2\_PWR output. The regulator's FAULT# pin is connected to the ILIM pin of the AP2552. The regulator's EN# pin is connected to the USB\_PWR\_EN# input. The regulator's PAD pin is connected to the GND pin of the AP2552.

**Signal Routing:** The USB20\_N2 and USB20\_P2 signals are connected to the USB20\_N2\_3.0\_CN and USB20\_P2\_3.0\_CN pins of the DLP11SN900HL2L. The USB3\_RX\_N\_2 and USB3\_RX\_P\_2 signals are connected to the USB\_SS+\_RXN2\_CN and USB\_SS+\_RXP2\_CN pins of the DLW21HN900HQ2L. The USB3\_TX\_N\_2 and USB3\_TX\_P\_2 signals are connected to the USB\_SS+\_TXN2\_CN and USB\_SS+\_TXP2\_CN pins of the DLW21HN900HQ2L.

**ESD Protection:** The +USB3\_SIDE2\_PWR line is protected by an ESD54151N-2/TR diode (ED11). The USB20\_P2\_3.0\_CN and USB20\_N2\_3.0\_CN lines are protected by ESD5311N-2/TR diodes (ED27 and ED26).

**ESD Function for USB3.0:** The ESD5344D-10/TR diode (ED13) provides ESD protection for the USB3.0 signals. The diode's NC4 pin is connected to the USB\_SS+\_RXN2\_CN pin, and its NC3 pin is connected to the USB\_SS+\_RXP2\_CN pin. The diode's GND1 pin is connected to the GND pin, and its NC2 pin is connected to the USB\_SS+\_TXN2\_CN pin. The diode's NC1 pin is connected to the USB\_SS+\_TXP2\_CN pin.




USB TYPE C Connector

USB2.0 PORT1

UART From Debug



SMbus From Debug




TYPE-C USB3.0

From USB3.0 Switch

From USB3.0 Switch




type-c short-Vbus and CC protection





# PS8743B PIN Control Mode


PS8743 Mode Selection			
CE_DP	CE_USB	FLIP	
L	L	L	Chip Power Down
L	L	H	Chip Power Down
L	H	L	USB only on SS1 channels
L	H	H	USB only on SS2 channels
H	L	L	DP only; ML0 on SSRX2
H	L	H	DP only; ML0 on SSRX1
H	H	L	USB+2lanes DP;DP ML0 on SSRX2
H	H	H	USB+2lanes DP;DP ML0 on SSRX1



**Quanta Computer Inc.**  
**PROJECT : H97M**

Size	Document Number	Rev
	<b>Type C MUX_PS8743B (3/3)</b>	<b>3A</b>
Date:	Monday, April 06, 2020	Sheet 32 of 60







FPS\_IRQ#\_MCU  
Pin F6 / G6

+3.3V\_ALW2\_FP\_VDD  
Pin /F2/B2/A7/D1/D2/C2/E2/B6

GND  
Pin /D4/D5/D6/D7/A6/B1/D3/E6

SWDIO  
Pin /B4/C4/B3





GSPI1\_MISO\_MCU pin F4/G4  
GSPI1\_MOSI\_MCU pin F3/G3



SPI1-->CS (PA15)  
SPI1-->MOSI (PA7)  
SPI1-->MISO (PA6)  
SPI1-->SCK (PB3)

FPS\_RST#\_MCU-->Pin G7  
MCU\_INT#\_R-->Pin C1  
EC\_TO\_FPS\_S0\_MCU\_R-->Pin G5


MB TO DB conn



Power button LED




# LIS2DH12TR




I2C interface:  
SA0="0", Address: 0011000b

NC : C692, C715, C688




Thermal IC



SYS_SHD#	2K	7.5K	10.5K	14K	18.7K
ALERT#					
2K	77'C	87'C	97'C	107'C	117'C
7.5K	79'C	89'C	99'C	109'C	119'C
10.5K	81'C	91'C	101'C	111'C	121'C
14K	83'C	93'C	103'C	113'C	123'C
18.7K	85'C	95'C	105'C	115'C	125'C

For DDR use

For GPU use




[40] DDR\_TEMP


[40] GPU\_TEMP

For Type C use



[40] TYPEC\_TEMP




## Keyboard Connector



## Close to KB conn




## Charger LED




www.teknisi-indonesia.com


## Key board illumination



## Key Board BL




## Click Pad POWER




## Click Pad



12/25: del PS2 function




## FAN1\_GPU




## FAN2



### 3.3 VALW\_ON POWER LOGIC



For layout reserve
















**NUT**

## HOLE

SSD



## WLAN




# TPM


## TPM Configuration

		QPN	Description
TCM		AL000330012	IC OTHER(32P) Z32H330TC-SQN-611(QFN)
TPM	2.0	AL000330011	IC OTHER(32P) Z32H330TC-2.0 SQN-726(QFN)
TPM	2.0	AL009670041	IC CTRL(32P)SLB 9670VQ2.0 FW7.85 PG-VQFN













### ESD Protection





















www.teknisi-indonesia.com






dGPU type:	1	2	3	4	5	6
N17S-G1/G5	20.5K	6.19K	4.32K	16.5K	309	4700P
N16S-G1						


dGPU type:	PR187
N17S-G1	49.9K
N17S-G5	60.4K












 <b>Quanta Computer Inc.</b> <b>PROJECT : H97M</b>		
Size	Document Number	Rev
	<b>Discharge</b>	3A
Date:	Monday, April 06, 2020	Sheet 52 of 60



www.teknisi-indonesia.com




Function	IC	SMBus Addr	I2C Addr
Battery	Battery		
Charge IC	BQ25703RSNR	0xD4	
GPU	NI7S-G2	0x9E	
DP/U3_MUX	PS8743B	0X20/ 0x21	
Thermal IC	NCT7718W	1001100xb	
Core Power	MP2979A	0x20	




## Voltage Rails

Power Rail	Voltage	S0	S3	S5	G3	Ctl Signal	DEVICES
+RTC_VCC	3V	ON	ON	ON	OFF		PCH, EC
+PWR_SRC	19V~7.4V	ON	ON	ON	OFF	Plug in	D to D
+5V_ALW	5V	ON	ON	ON	OFF	ALW_ON	D to D
+3.3V_ALW	3.3V	ON	ON	ON	OFF	+3.3V_EN2	EC
+3.3V_SUS	3.3V	ON	ON	OFF	OFF	SUS_ON	EC,TPM
+1.05V_SUS	1.05V	ON	ON	OFF	OFF	+1.8V_SUS_PWRGD	PCH
+1.8V_SUS	1.8V	ON	ON	OFF	OFF	SUS_ON	PCH
+1.2V_SUS	1.2V	ON	ON	OFF	OFF	+2.5V_SUS	DDR4
+0.6V_DDR_VTT	0.6V	ON	OFF	OFF	OFF	DDR_VTT_CNTL	DDR4
+2.5V_SUS	2.5V	ON	ON	OFF	OFF	PCH_SLP_S4#	DDR4
+VCC_CORE	0.65~1.3V	ON	OFF	OFF	OFF	IMVP_VR_ON	CPU
+VCCSA	1.05V	ON	OFF	OFF	OFF	IMVP_VR_ON	CPU
+VCCGT	0.65~1.3V	ON	OFF	OFF	OFF	IMVP_VR_ON	CPU
+1.05V_RUN	1.05V	ON	OFF	OFF	OFF	RUN_ON	CPU
+5V_RUN	5V	ON	OFF	OFF	OFF	RUN_ON	CODEC,KB
+3.3V_RUN	3.3V	ON/OFF	OFF	OFF	OFF	RUN_ON	PCH,EC
+VGACORE	GPU power	ON/OFF	OFF	OFF	OFF	1V8_MAIN_EN	GPU
+1.35V_GFX	FBVDD	ON/OFF	OFF	OFF	OFF	DGPU_FB_EN	GPU
+1.0V_GFX	1.0V	ON/OFF	OFF	OFF	OFF	DGPU_VC_EN	GPU
+1V8_AON	1.8V	ON/OFF	OFF	OFF	OFF	1V8_AON_EN	GPU
+1V8_MAIN	1.8V	ON/OFF	OFF	OFF	OFF	1V8_MAIN_EN	GPU


# PSequence G3 to S0







## GPU Power UP sequence




### Note:

- The ramp time for any rail must be more than 40  $\mu$ s and is recommended to be less than 2ms.
- t1 (from 1V8\_MAIN\_EN to PEX\_DVDD/HVVDD\_PGOOD) must NOT exceed 4ms.
- The ramp-up overshoot should not exceed the silicon reliability limit voltage.
- Power up HVVDD must be 90% before PEX\_DVDD and HVVDD5 can start ramp-up.
- Power up 1V8\_AON must be 90% before 3V3 ramp up
- All 3.3V devices that connect to the GPU must be powered after 1V8\_AON; GPU CANNOT have any 3.3V leakage paths before 1V8\_AON is present.
- No signal should be applied to the GPU before power rails are fully ramped.
- Refer to the JEDEC Memory Specification for memory-related power sequencing.
- The propagation delay between 1V8\_MAIN\_EN and the HVVDD\_EN pin needs to be less than 300us during both power up and power down.
- FBVDD/Q and 1V8\_AON don't need power cycle for GC6 2.1

The following power-down sequence is required:

- NVVDD5/PEX\_DVDD must power down before NVVDD; all other power rails can power down together with NVVDD.
- 1V8\_MAIN must power down after NVVDD powers down.
- The propagation delay between 1V8\_MAIN\_EN and the NVVDD\_EN pin needs to be less than 300us during both power-up and power-down.
- For GDDR5X, VPP must be equal to or higher than FBVDD/Q at all times; use gate logic and discharge circuit as needed.
- All 3.3V devices that connect to the GPU must be ramped down before 1V8\_AON; GPU CANNOT have any 3.3V leakage paths after 1.8V\_AON and 1.8V\_MAIN power-down.
- Power down of NVVDD5 and PEX\_DVDD must be less than 10% before NVVDD can start ramp-down.
- Power down of 3V3 must be less than 10% before 1V8\_AON can start ramp-down.

## GPU GC62.1 Entry/Exit sequence



Note.0 : GPU driver ACPI call SBIOS to disables PCIe link.


Note.1 : When GC6 2.0 mode, +1.35V\_GFX enabled by GC6\_FB\_EN

Note.2 : GPU driver ACPI call SBIOS then confirm entry complete by sensing GC6\_FB\_EN =1, Enable PCIe Link. Then PCH asserts GPU\_EVENT#


Note.3 : SBIOS detects GC6\_FB\_EN =0, then De-asserts GPU\_EVENT#

P.S. The entire entry and exit sequence must complete within 200 ms

## Optimus GPU On/Off sequence



60.4 ohm




Version

Page

Change List

1A



Quanta Computer Inc.

PROJECT : H97M

Size

Document Number

Rev

Change List

3A

Date:

Monday, April 06, 2020

Sheet

60

of

60